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Abstract- DC transmission grids are the promising electrical 
networks in the near future especially with the high penetration of 
large scale renewables. This paper proposes a modified version of 
the dual active bridge (DAB) DC/DC converter with AC link 
capacitors generating reactive power to compensate for non-active 
power consumption; hence mitigating current stresses and losses 
to improve efficiency. The proposed topology also enables the 
connectivity of current source line-commutated HVDC and 
voltage source HVDC technologies particularly during power 
reversal; a feature which conventional DAB is incapable of doing. 
Analysis and detailed design of the proposed converter are 
addressed and a comparative performance analysis is carried out 
with conventional DAB. Converter principle of operation is 
explained and Matlab/Simulink simulations are carried out to 
verify converter operation particularly under adverse conditions 
such as rated power reversal and DC fault conditions. A low scale 
prototype substantiates the theoretical analysis and simulation 
results.    
Index terms- DC/DC converter, dual active bridge (DAB), hybrid 
HVDC grids, line commutated converter (LCC), voltage source 
converter (VSC).  
I. INTRODUCTION 
DC/DC converters are becoming increasingly important in 
HVDC transmission grids primarily acting as their AC trans-
former counterpart in AC grids interconnecting DC lines with 
different DC voltage levels [1]. However, with the growing 
need to shift from point-to-point transmission to meshed DC 
grids, DC/DC converters are demonstrating other attractive 
characteristics that will solve several challenges facing this 
transition [2]. Such challenges include the absence of reliable 
high voltage DC circuit breakers, the potential need for inter-
face of current source and voltage source HVDC technologies 
(particularly during power reversal) and power flow control 
difficulty. Recent research in high power DC/DC converters 
has shown promising solutions for these challenges [3-5].  
A megawatt-size thyristor-based DC/DC converter has been 
proposed in [6]. This converter is capable of achieving moder-
ate stepping ratio with inherent fault isolation characteristics. 
However, it suffers from low switch utilization, low efficiency 
at high stepping ratio, uncontrollable reactive power and rating 
of both LV and HV side semiconductors at HV level. An 
IGBT-based DC/DC converter utilizing DAB topology with an 
LCL AC link circuit was proposed in [7] to overcome some of 
the drawbacks in [6] and to enable higher voltage stepping rati-
os. With IGBTs, higher frequency is possible compared to thy-
ristors leading to an overall reduction in passive elements foot-
print. Nevertheless, this converter has no isolating transformer 
and does not enable interface of LCC-based HVDC systems.  
In [8-15], two-level converter and MMC-based versions of the 
conventional front-to-front DAB DC/DC converter are present-
ed for various applications. Multilevel based versions include 
hybrid versions such as controlled transition bridge converter 
[3], transition arm multilevel converter [14], alternate arm con-
verter [15], quasi two-level converter [16] and cascaded two-
level converter [3]. An isolating transformer is used to achieve 
voltage stepping and galvanic isolation. However, the topolo-
gies are not suitable for interfacing LCC-based HVDC links 
and non-active power circulation in the AC link is unavoidable 
due to the magnetic requirements of the isolating transformer; 
hence increased RMS AC link current and losses. DC-MMC 
[17] has been proposed for connection of multiple low voltage 
photovoltaics through low power DAB modules. These are 
interfaced to HVDC link using series-stacked MMC sub-
modules (SMs). Although this topology provides several fa-
vourable features such as low component count, modularity, 
faulty module bypass and absence of bulky high frequency 
transformer, however, it does not provide LCC/VSC interoper-
ability and the topology would get overcomplicated if handling 
bi-directional power flow between two HVDC sides. This is 
because there will be a need to stack low power DABs in se-
ries/parallel at input and/or output sides (IS/IP/OS/OP) to real-
ize connection to HVDC. 
Some DC/DC converters suitable for hybrid LCC/VSC HVDC 
grids have been proposed in literature. The thyristor-based ac-
tive-forced-commutated bridge DC transformer [18] utilizes 
thyristors allowing low conduction losses. However, an auxilia-
ry self-commutated full bridge (FB) chain-link circuit of N se-
ries connected FB MMC SMs is added. Also in order to create 
the FB chain links, DC link capacitors are required. Although 
the main power flow control is similar to classical DAB, a huge 
number of component is required and careful switching be-
tween transition states is required. The DC-DC auto-
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transformer [19] utilizes three VSCs in series and three AC 
transformers in parallel to realize the interconnection between 
LCC and VSC systems, which overcomplicates its design and 
operation, yet it does not cater for negative DC voltage opera-
tion on LCC side in case of swap of rectification and inversion 
modes. 
In this paper, a modified version of the DAB DC/DC converter 
is proposed for high power DC transmission grids. This is driv-
en by the additional needs, not (or partially) met by the current 
topologies, namely; lower losses/higher efficiency and capabil-
ity of integrating LCC-based HVDC systems with VSC-based 
systems for future multi-terminal networks. The proposed mod-
ified DAB is an extension of conventional three phase and sin-
gle phase DAB incorporating internal AC capacitors to regulate 
the transfer of power across the HF transformer. The modifica-
tion maintains the advantages of conventional DAB while ena-
bling operation with improved efficiency and interoperability in 
hybrid LCC/VSC grids. MMC topology variant of the convert-
er can be also realized.  
The idea for the proposed modification in DAB topology 
stemmed from the fact that to improve efficiency, the AC in-
ductive link RMS current needs to be reduced. To achieve this, 
the AC inductive link needs to experience higher effective volt-
ages from the two bridges (for the same DC link voltages) to 
reduce RMS current for the same power transferred. To achieve 
this required voltage boost, AC capacitors are placed at the 
bridge outputs and the two bridges are converted to operate in 
current source mode with bi-directional switching devices and 
DC side inductor as depicted in Fig.1. This arrangement yields 
manifold benefits: 
1. The peak/RMS voltages across the AC capacitors will be 
boosted compared to DC link enabling RMS current reduc-
tion, hence improved efficiency and reduced IGBT current 
ratings. Amount of RMS current reduction will be one of 
the design factors of the proposed converter. 
2. The reactive power generated by the capacitors could fully 
or partially compensate the absorbed reactive power by the 
inductive link. Zero reactive power operation is possible at 
rated power which also contributes to RMS and peak cur-
rent reduction.  
3. Zero reactive power (unity power factor) also ensures zero 
current switching (ZCS) operation of the switching devices 
at rated power. This minimizes switching losses and simple 
lossless snubbers would be sufficient. 
4. The current source topology of the bridges provides a natu-
ral interface to LCC HVDC technology unlike conventional 
DAB which does not enable reverse DC voltage polarity. 
Interface with VSC HVDC is also possible. 
The aforementioned benefits represent the main contributions 
of this modified DAB topology, which also inherits the follow-
ing characteristics of conventional DAB: 
 Use of medium frequency transformer to allow galvanic 
isolation and high voltage step ratios. 
 Inherent natural isolation of DC side faults [20-21]. This 
is highly advantageous in all DAB-based topologies as it 
implies no control action is necessary to block/trip ac-
tive semiconductor switches to protect converter from 
short circuit overcurrents. 
 Possibility of regulating power in meshed DC grid 
transmission lines.  
The remaining part of this paper is organized as follows.  Sec-
tion II presents the proposed DC/DC converter topology, steady 
state analysis and procedure for calculation of passive ele-
ments. In section III, the converter design procedure and per-
formance analysis are detailed. Section IV presents 
Matlab/Simulink simulations to show the proposed converter 
performance under different operating scenarios including 
power reversal and DC faults while interfacing two VSCs at 
different DC voltage levels in addition to interfacing LCC with 
VSC. The simulation also compares performance with conven-
tional DAB to verify efficiency improvement which the pro-
posed topology introduces. A lab-scale prototype is implement-
ed to validate the simulation results, and this is presented in 
section V. Section VI presents and discusses the most likely 
modified DAB architecture to be practically implemented in 
HVDC transmission grids, based on modular multilevel con-
verter (MMC) topology. 
II. PROPOSED CONVERTER  
A. Converter topology 
Fig.1 shows the topology of the proposed modified DAB 
DC/DC converter, in three phase (Fig.1(a)) and single phase 
(Fig.1(b)). The three phase version is advantageous relative to 
single phase due to its higher power handling capability, lower 
device ratings per phase and higher fault tolerance as continued 
operation is possible (with reduced power) if one phase is 
faulty. The AC capacitors can be connected in star or delta, as 
shown in Fig.1(a). For the same capacitance value per phase, 
delta connection can increase power transfer capability of the 
DC/DC converter due to the triplet effective capacitance 
relative to star connection. This higher effective capacitance 
with delta connection also means a higher filtering capability, 
hence harmonic content impacting AC link transformer is much 
lower. This suggests that delta connected capacitors can be the 
more favorable option, however, star connection has a key 
salient feature, which is the availability of the neutral point for 
re-balancing the system in case of unbalanced operation. 
The single phase version will be used in this paper to facilitate 
analysis, design, operation demonstration and standardization 
of comparison with conventional single phase DAB. The 
converter comprises two bridges, each containing back-to-back 
switches, and the two bridges are connected via a passive CLC 
circuit incorporating an isolating transformer. It is worth 
noting, that despite the number of switching devices is double 
those of conventional DAB, however, at any instant of 
conduction only one device in the pair will be conducting with 
the series diode of the other device, hence similar number of 
devices are in conduction. 
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Fig.1. Proposed topology of modified DAB converter (a) three phase (b) single 
phase. 
 
Although the proposed modified DAB uses the simple two-
level converter technology which cascades semiconductor 
devices in a valve (as shown in Fig.1), however, the most likely 
approach of implementing this modified DAB in a practical 
real life HVDC system is using a MMC-based approach. 
Therefore, the forthcoming sections will elaborate on the 
analysis of the two-level topology to prove the main concept of 
improved efficiency and interoperability compared to 
conventional DAB, and the last section of the paper will 
present the possibility of extending this work to MMC-based 
approach. 
 
B. Steady state analysis 
Fig 2 shows the AC equivalent circuit of the proposed DC/DC 
converter. The following assumptions are made in the analysis: 
 Fundamental harmonic analysis will be used as it is the 
main power carrier and the filtering effect of the CLC cir-
cuit provides near sinusoidal current in the inductive link. 
 Transformer’s magnetizing inductance is neglected. 
 All transformer secondary side components are referred to 
the primary side using transformer turns ratio n (designed to 
match DC voltage ratio Vdc1:Vdc2) 
 The transformer leakage inductances on primary and sec-
ondary sides are incorporated into the main inductors L1 and 
L2 and all represented as one main equivalent inductance L.  
 Lossless passive elements are used, i.e. parasitic resistances 
are neglected. 
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Fig. 2. AC equivalent circuit of proposed DC/DC converter. 
 
With fundamental harmonic analysis, the circuit equations are: 
       
1 1( ) 2 sin( )ac aci t I t , 1 1 0ac acI I               (1) 
2 2`( ) 2 `sin( )ac aci t I t   , 2 2` `ac acI I           (2) 
1 1( ) ( ) ( )c ac Li t i t i t  , 1 1c ac LI I I                (3) 
2 2`( ) `( ) ( )c ac Li t i t i t  , 2 2` `c ac LI I I                  (4) 
 
Where, δ is the phase shift angle between the two bridge square 
wave currents as depicted in Fig. 3. 
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Fig. 3. Phase shift angle δ between the two bridge square wave currents. 
 
Solving the circuit in Fig. 2 in phasor form, capacitor voltages 
Vc1 and Vc2` can be expressed in terms of Iac1 and Iac2` as 
1 1 1 2 2`c ac acV k I k I          (5) 
2 3 1 4 2` `c ac acV k I k I                                 (6) 
Where, 
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The active power at bridge 1 can be calculated by: 
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Assuming lossless bridges, and power balance between DC and 
AC sides of bridge 1: 
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Since bridges are generating square wave AC currents from DC 
side currents, therefore: 
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Substitute for AC currents in (8) yields, 
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Substituting with 
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P
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2
`
`
dc
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 in (10) and re-
arranging, yields the converter active power transfer relation as 
a function of converter parameters and operating specs, 
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P
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Where, 
2 2`dc dcV nV . This is the main converter power transfer 
equation.  
 
C. Calculation of AC side passive elements 
 
Values of the AC side passive elements L1, L2, C1 and C2 are 
calculated to ensure meeting the rated converter active power at 
rated frequency and DC voltages while maintaining zero 
internal reactive power circulation at rated active power. A 
generic definition of the AC currents can be given by:      
1 1 1ac acI I  , 2 2 2` `ac acI I  , and 0L LI I         (12) 
The active and reactive powers at bridge 1 would therefore be:  
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To achieve Qac1 =0 at rated power Pr and rated frequency ωr, 
(13) and (14) can be manipulated to achieve: 
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Following similar analysis for bridge 2, C2` would be: 
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Inductor L in Fig. 2 is practically split into two lump inductors 
in series; L1 and L2`. From (12), it can be deduced that both 
inductor voltages would be purely imaginary (jωL1IL) and 
(jωL2`IL). These components can be used to counter the 
imaginary components of the AC capacitor voltages VC1 and 
VC2`, which can be used to calculate L1 and L2`: 
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From (15)-(18), rated inductive link current ILr and bridge AC 
currents Iacir (i=1,2`) are not common name-plate specifications 
of the converter. The AC bridge currents are a direct function 
of the DC link currents (since the bridges are of current source 
nature), and the DC link currents are dependent on power 
transferred P and DC link voltages Vdc1 and Vdc2. The inductive 
link rated current ILr is designed to reduce overall converter 
losses. A design ratio k will be introduced as follows: 
( )
1( ) 2( )max( , `)
L pk
ac pk ac pk
I
k
I I
              k ≥1               (19) 
For the purpose of analysis in this paper, this factor will be 
called the current ratio. From the aforementioned, it can be 
concluded that, the converter main specifications are: 
 The rated power Pr 
 The rated DC link voltages Vdc1 and Vdc2  
 The current ratio k  
 The rated frequency ωr 
 
The AC passive elements in (15)-(18) can, therefore, be re-
written as function of these main converter specifications:   
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Where, i=1, 2`, L2=L2`/n2, C2=n2C2`, LV refers to the low-
voltage DC side of the converter and n is the transformer 
voltage ratio Vdc1/Vdc2. 
  
D. Calculation of DC side inductors 
Referring to Fig. 1, the DC side inductors Ldc1 and Ldc2 can be 
designed to control the ripple content of their respective DC 
currents. Assuming purely sinusoidal AC voltages across the 
bridge capacitors (fundamental harmonic analysis), the bridge 1 
DC current ripple ΔIdc1 (in Amps) at rated power can be 
calculated using: 

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From (5), the RMS value of Vc1 can be manipulated: 
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Where, δr is the phase shift angle between the AC bridge cur-
rents at rated power, calculated from rated power equation (11). 
Therefore, the peak voltage (assuming sinusoidal waveform) is: 
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Substituting (24) into (22), and manipulating, Ldc1 could be 
obtained as a function of percentage ripple current (percentage 
of the main current Idc1):  
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Where, ΔIdc1(%)=ΔIdc1 x 100/Idc1. Applying similar analysis to 
bridge 2 yields: 
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Where, Ldc2=Ldc2`/n2 and ΔIdc2(%)=ΔIdc2 x 100/Idc2. 
III.  DESIGN PROCEDURE AND PERFORMANCE ANALYSIS  
The full design procedure of the converter components follows 
these steps: 
1. Depending on the DC system where the DC/DC converter 
would be operating, main converter specifications would be 
given: rated DC voltages Vdc1 and Vdc2 and rated power Pr. 
2. Select main converter design parameters: current ratio k and 
rated base frequency ɷr (basis of selection to be analyzed). 
3. Calculate AC circuit parameters L1, L2, C1, and C2 from (20) 
and (21). 
4. Calculate rated phase shift angle δr from (11). 
5. Calculate DC link inductors Ldc1 and Ldc2 from (25) and (26) 
with pre-defined current ripple requirements.  
 
Step 2 above is the main step in the converter design procedure. 
It involves the careful selection of two main parameters (k and 
ωr) which would affect converter component sizing and 
operational performance. The selection of these parameters is 
crucial and cannot be arbitrary. The effect of these two 
parameters will be analyzed on: 
 Peak capacitor voltages (Vc1pk and Vc2pk) as this affects peak 
voltage stresses on switching devices. 
 Peak inductor current (ILpk). 
 Passive elements sizing. 
 Overall converter efficiency at rated power. 
 
Optimum value will be selected for the two parameters (k and 
ωr) based on this analysis. To benchmark this analysis and 
make it more meaningful, a comparison is made with 
conventional DAB converter. Both converters are compared on 
a per unit basis, to make the analysis generic and non rating-
specific. Base values chosen are Vdc1 as base voltage at 
transformer primary side, Vdc2 at transformer secondary side and 
rated power Pr as base power.  
For a given set of converter specifications (Vdc1, Vdc2 and Pr), 
analysis is performed varying the two design parameters (k and 
ωr) for the proposed converter and solely ωr for conventional 
DAB as the current ratio parameter does not exist. The steady 
state analysis in section II will be used for this purpose. 
Efficiency at rated power is calculated in both converters 
considering the following: 
 Switching devices used for loss calculations are the ABB 
StakPak 4500V, 2000A IGBT module 5SNA2000K451300. 
 The dominant IGBT loss is the conduction loss since at 
rated power conventional DAB operates in ZVS mode due 
to lagging inductor current and proposed converter operates 
in ZCS due to zero bridge reactive power (unity power 
factor). This means that switching loss effect is minimal and 
would therefore be neglected. 
 Due to the ZCS and ZVS operation in the proposed and 
conventional DAB respectively, simple lossless snubbers 
can be used, hence snubber circuit losses are negligible.  
 Number of series IGBTs stacked in the valve is calculated 
dependent on peak voltage stresses. 
 DC inductor parasitic resistance is selected at an empirical 
value of 0.005pu. AC inductor parasitic resistance is 
considered slightly higher (0.015pu) to account for skin 
effect. 
 AC capacitor ESRs are considered for proposed converter at 
an empirical value of 0.001pu. 
 Transformer core losses are estimated for both proposed 
and conventional DAB converters allowing for eddy current 
and hysteresis losses based on an adaptation of Steinmetz 
formula [22], 
core m mP C f B
                                         (27) 
Where, Cm, α and β are real empirical parameters, f is the 
fundamental AC frequency and Bm is the max core flux density 
dependent on the max inductive link current IL(pk). 
Fig. 4 shows the effect of varying k and ωr for the two 
converters (conventional and modified DAB).  The rated 
frequency ωr will be displayed in per unit on a base medium 
frequency of 500Hz. Fig. 4(a) shows that the efficiency of 
conventional DAB is independent of k (where this is not a 
design factor), and degrades with increasing frequency. 
Efficiency of proposed converter degrades at high current ratios 
k due to increasing current IL(pk) with k (See Fig.4(b)). The 
cutoff value for selection of current ratio to ensure higher 
efficiency in proposed converter is k=1.5, where beyond that 
inductive link current increases significantly and efficiency 
falls. Reduction in efficiency of proposed converter with 
frequency increase is almost negligible, which presents a 
significant advantage over its counterpart. Therefore, the 
maximum value of ωr =1 pu will be utilized to ensure minimum 
passive component sizing (see sizing of L in Fig. 4(b)). 
Since operation at maximum possible efficiency is the primary 
design target, therefore the optimum selection of the current 
ratio design factor is approximately at k=1.2. At this value, the 
peak AC capacitor voltages are rated at 2.2pu as shown in Fig. 
4(b), meaning that IGBTs will experience a worst-case peak of 
2.2 times the DC link voltage. These are considered worst-case 
values as they are calculated using the undamped (lossless) 
analysis in section II. As hypothesized, boosted AC capacitors’ 
voltages contributed in reducing current in the proposed 
converter, which reduced losses compared to conventional 
DAB and boosted efficiency. Fig. 5 shows efficiency 
comparison at the selected optimal operating conditions (k=1.2 
and ωr=1 pu) and detailed losses breakdown of both modified 
and conventional DAB converters. It can be concluded that the 
main loss components causing the higher losses in the 
conventional DAB are the AC inductor and transformer core 
losses. These have been significantly reduced in the modified 
DAB, thanks to the reduction in inductive link current. 
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Fig. 4: The effect of varying current ratio k and ωr in conventional and modi-
fied DAB at rated power and rated voltages (a) Efficiency at rated power (b) 
Various converter parameters and components. 
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Fig. 5: Comparison between the modified and conventional DAB converters at 
optimal selected k and ωr (a) Efficiency at rated power (b) Losses breakdown. 
 
IV. TIME DOMAIN SIMULATIONS  
This section presents the Matlab/Simulink time domain simula-
tion modeling of the proposed DC/DC converter under different 
operating scenarios. The system parameters are listed in Table 
1, with design based on optimal efficiency achieved from selec-
tion in section III (k=1.2 and ωr =1pu at base frequency of 500 
Hz). 
Table 1: Simulation test system parameters 
Rated power Pr 200MW 
High voltage DC side voltage Vdc1 160kV 
Low voltage DC side voltage Vdc2 80kV 
Rated frequency fr 500 Hz 
Current ratio k 1.2 
 
For the sake of comparison with conventional DAB, both con-
verters will be designed to the system ratings in Table 1, with 
the exception of the current ratio which does not exist for con-
ventional DAB. The component parameters and ratings are 
selected according to the detailed procedure in section III and 
are listed in Table 2. 
 
Table 2: Converter component parameters and ratings 
 Modified DAB Conventional DAB 
AC capacitor C1 1.26µF, 180kV(RMS)  
AC capacitor C2 5.05µF, 90kV (RMS)  
Transformer 
200MVA, 180/90kV, 
500Hz, X=10% 
200MVA, 160/80kV, 
500Hz, X=10% 
AC inductor L1 20.6mH, 1328A (RMS) 14mH, 2041A (RMS) 
AC inductor L2 5.1mH, 2656A (RMS) 3.5mH, 4082A (RMS) 
DC inductor Ldc1 
500mH, 1250A 
(7.5% ripple) 
 
DC inductor Ldc2 
125mH, 2500A 
(7.5% ripple) 
 
DC inductor parasitic 
resistance (0.005pu) 
Rdc1=0.64Ω 
Rdc2=0.16Ω 
 
AC inductor parasitic 
resistance (0.015pu) 
RL1=1.92Ω 
RL2=0.48Ω 
RL1=1.92Ω 
RL2=0.48Ω 
AC capacitor ESR 
(0.001pu) 
RC1=0.128Ω 
RC2=0.032Ω 
 
 
A. Converter connecting two VSC HVDC lines 
Fig. 6 shows simulation results for the proposed DC/DC con-
verter steady state operation at the rated 200 MW power. The 
DC side currents Idc1 and Idc2 in Fig. 6(a) show active power 
transferred from bridge 1 to bridge 2. The peak capacitor volt-
ages Vc1pk and Vc2pk are less than the worst-case peak of 2.2 pu 
outlined in the analysis in section III. Vc1 and Iac1 are in phase 
indicating almost zero reactive power and positive active power 
at bridge 1 as in Fig. 6(b). Vc2 and Iac2 are 180º (out of phase) to 
indicate negative power at bridge 2 and zero reactive power as 
in Fig. 6(c). The phase angle difference δ between Iac1 and Iac2 
is δ =-116ᵒ confirming the power transfer in (11) of 200 MW. 
This is the ideal power transfer assuming the lossless analysis 
leading to (11). Practically, the DC side powers calculated from 
the DC voltages and currents in Fig. 6(a) are 202 MW and 192 
MW at bridge 1 and 2 respectively, with conversion efficiency 
95.2%. This confirms the theoretical modified DAB efficiency 
given in Fig. 5(a). Finally, it can be noted that the peak induc-
tive current IL1pk is 1.2 times the peak fundamental current of 
Iac1 confirming the design factor k=1.2.  
To confirm the successful operation of the proposed DC/DC 
converter with bi-directional power flow, Fig. 7 illustrates the 
transient behaviour during power reversal at rated loading. The 
converter operates initially with forward power flow (from 
bridge 1 to bridge 2), then at t=3s, power flow is reversed. The 
converter can inject power in both directions smoothly between 
the two terminals. Voltages are with fixed polarities and cur-
rents changes polarities at both bridges in complementary man-
ner.   
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Fig. 6: Steady state simulation results at rated power and rated voltages con-
necting two VSC-HVDC lines (a) DC link current/voltage waveforms, (b) 
Bridge 1 AC side current/voltage waveforms, (c) Bridge 2 AC side cur-
rent/voltage waveforms, and (d) Both AC bridge currents and the inductor 
current including the phase shift (δ) control.  
 
Fig. 8 shows results for the case of a pole-to-pole DC fault at 
bridge 1 DC side. Full rated power is being sourced from 
bridge 2 when the permanent fault is applied at t=1.5s. Vdc1 
drops to zero due to the bolted fault as in Fig. 8(a) and the cur-
rent Idc1 remains at 1pu, while Idc2 is almost zero highlighting 
the inherent fault isolation characteristic of the converter with-
out any external control or semiconductor tripping. Due to the 
power balance phenomenon, the converter acts as a fault isola-
tor between both DC sides preventing propagation of DC fault 
effect. Fault side current Idc1 remains at full-load during the 
fault due to operation of fault side AC circuit purely in reactive 
power mode. This can be confirmed from the 90º phase shift of 
Vc1 and Iac1 (purely capacitive operation) as in Fig. 8(b). Vc2 is 
almost purely sinusoidal as the current passing through C2 is 
the sinusoidal inductor current since Iac2=0 as in Fig. 8(c). 
 
B. Converter connecting LCC and VSC HVDC lines 
In this sub-section, an LCC-HVDC is connected to VSC-
HVDC line via the proposed DC/DC converter. Steady state 
simulation results are shown in Fig. 9 when the power is 
sourced from bridge 2 (VSC-HVDC) to bridge 1 (LCC-
HVDC). Vdc1 is with bidirectional polarity as it is connected to 
LCC-HVDC with its negative voltage capability, while Vdc2 is 
unipolar as it is connected to VSC-HVDC as in Fig. 9(a). For 
the currents, Idc1 is unipolar and Idc2 is bidirectional depending 
on the power flow. Vc1 and Iac1 are 180º out of phase to indicate 
negative power at bridge 1 and zero reactive power as in Fig. 
9(b). Vc2 and Iac2 are in phase indicating zero reactive power and 
positive power at bridge 2 as in Fig. 9(c). The phase angle dif-
ference δ between Iac1 and Iac2 is δ =116 confirming the power 
transfer of 200MW from (11) as in Fig. 9(d). 
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Fig. 7: Transient power reversal for connecting two VSC-HVDC lines.  
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Fig. 8: Simulation results for a pole-to-pole DC fault at bridge 1 connecting two 
VSC-HVDC lines.  
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Fig. 9: Steady state simulation results at rated power and rated voltages con-
necting VSC-HVDC to LCC-HVDC.  
 
Fig. 10 shows the transient behavior of the converter during 
power reversal at rated loading. At bridge 1, Vdc1 changes its 
polarity and Idc1 remains unipolar as thyristorized LCC-HVDC 
systems can only operate with unipolar DC link current. At 
bridge 2, Vdc2 has fixed polarity, and Idc2 changes its polarity to 
realize power reversal.  
Fig. 11 shows results for the case of a pole-to-pole DC fault at 
bridge 1 (LCC-HVDC) DC side. Full rated power is being 
sourced from bridge 2 when the permanent fault is applied at 
t=1.5s. It can be seen when Vdc1=0, current at bridge 2 falls to 
zero (Idc2=0) as in Fig. 11(a), showing similar fault isolation 
characteristic as illustrated earlier. The effect of faults in the 
AC link is also studied with a short circuit fault applied across 
the AC terminals of bridge 2 (or across capacitor C2) while it is 
receiving rated power from bridge 1. Results shown in Fig.12 
reveal that when the fault is applied at C2 at t=1.5s, Vc2 drops to 
zero and the through-path for current to DC side of bridge 2 is 
interrupted. This pulls down Idc2 and Iac2 to zero ceasing power 
transfer. Bridge 1 (connected to the LCC-HVDC) rides through 
the fault and regulates Idc1 to rated value (1250A) by reducing 
DC link voltage Vdc1 to approximately 10kV. Since the equiva-
lent impedance seen from AC terminals of bridge 1 is purely 
reactive, Vc1 and Iac1 are 90˚ out of phase. IL1 is the fault current 
passing through the AC inductors and transformer which is 
35% higher than rated value of IL1 in Fig. 9.  
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Fig. 10: Transient power reversal for connecting VSC-HVDC to LCC-HVDC.  
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Fig. 11: Simulation results for a pole-to-pole DC fault at bridge 1 (LCC-
HVDC) connecting VSC-HVDC to LCC-HVDC. 
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Fig. 12: Simulation results for an AC fault at AC terminals of bridge 2 (across 
capacitor C2) connecting VSC-HVDC to LCC-HVDC. 
 
The converter has a stable response to AC link faults and while 
bridge 1 rides through the fault by appropriate external regula-
tion of LCC-HVDC voltage, bridge 2 isolates the fault by DC 
current dropping to zero due to natural power balancing. 
 
C. Sensitivity analysis 
In order to assess the sensitivity of the proposed design to cir-
cuit parameter variations, 20% change in the passive circuit 
parameters L1, L2, C1 and C2 will be applied. The effect of this 
parameter change on the rated power transferred (from bridge 1 
to bridge 2) and resulting conversion efficiency is depicted in 
Fig. 13. Due to this parameter change: 
 The overall conversion efficiency dropped from 95.2% 
to 93.8% representing a change of 1.4%.  
 The change in power sent from bridge 1 is 2.7%. 
 The change in power received at bridge 2 is 1.2%. 
This shows that the 20% simultaneous change in the four cir-
cuit parameters has caused only minor changes to converter 
efficiency and power transfer capability which confirms the 
robustness of the proposed converter design procedure.  
In addition, the reduced efficiency after the circuit parameter 
change (93.8%) is still higher than conventional DAB efficien-
cy (90.7%) shown in Fig. 5(a). This shows that even with the 
assumed circuit parameter change, the performance of the mod-
ified DAB is superior to the conventional DAB. 
 
(a) 
 
(b) 
Fig. 13: Effect of circuit parameter variation on: (a) Power at bridge 1 and 2 (b) 
Conversion efficiency. 
V. EXPERIMENTAL VALIDATION 
A lab-scale prototype of the proposed DC/DC converter, de-
picted in Fig. 14, is used to validate the time-domain perfor-
mance in section IV. A 32-bit Cypress microcontroller 
(CY8CKIT-050 PSoC® 5LP) is used for the gate switching. 
The test rig system parameters are presented in Table 3.  
 
Table 3: Experimental system parameters 
Rated power Pr 400W 
High voltage DC side voltage Vdc1 100V 
Low voltage DC side voltage Vdc2 50V 
Rated frequency fr 500 Hz 
High voltage side AC capacitance C1 6.8µF 
Low voltage side AC capacitance C2 27.4µF  
Transformer total leakage inductance (referred to HV side)  9mH 
 
Programmable 
power supply 
(Vdc1)   
Transformer and 
AC capacitors C1 
and C2    
Microcontroller 
and gate drivers
Programmable 
power supply 
(Vdc2)   
DC side inductor 
(Ldc1)  
H-Bridges 
Resistance bank 
(to sink power in 
parallel with DC 
sources)   
DC side inductor 
(Ldc2)  
 
Fig. 14: Experimental test rig  
 
Results for connecting the proposed DC/DC converter to two 
VSCs are shown in Fig. 15, where steady state DC side currents 
and voltages in Fig.15(a) show reverse power flow operation 
(bridge 2 to bridge 1). The AC link results in Fig. 15(b) show 
in-phase voltages and currents at bridge 2 an out-of-phase volt-
ages and currents at bridge 1 corresponding to the reverse pow-
er flow case in Fig. 15(a) and highlighting the almost-zero reac-
tive power operation at the rated 400W. Bolted DC fault is ap-
plied for 150ms at bridge 1 in Fig. 15(c) showing how bridge 2 
current Idc2 responded by dropping to almost zero, isolating the 
fault and preventing its propagation. The converter restores 
normal operation after fault clearance. Fig. 15(d) depicts the 
transient reversal of rated power by reversing current polarities 
at both bridge DC sides. 
Fig. 16 displays similar results for using the proposed DC/DC 
converter to connect LCC and VSC. The main difference is 
noted in reverse power flow being achieved using inverse volt-
age polarity at bridge 1 connected to LCC rather than inverse 
current polarity. 
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 Fig. 15: Experimental results for proposed DC/DC converter connecting two 
VSCs (a) Steady state DC link current/voltage waveforms, (b) Steady state AC 
side current/voltage waveforms, (c) Transient power reversal, and (d) Pole-to-
pole DC fault at bridge 1. 
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Fig. 16: Experimental results for proposed DC/DC converter connecting LCC 
and VSC (a) Steady state DC link current/voltage waveforms, (b) Steady state 
AC side current/voltage waveforms, (c) Transient power reversal, and (d) Pole-
to-pole DC fault at bridge 1 (LCC side). 
VI. MODULAR CONVERTER TOPOLOGY  
Modular multilevel converters (MMCs) are becoming in-
creasingly popular in VSC-based HVDC projects commis-
sioned recently. This is due to their desirable operating fea-
tures including modular structure with low-power sub-
modules, avoidance of semiconductor devices series con-
nection, lower semiconductor switching losses, better out-
put power quality and lower dv/dt stresses on transformers. 
The modified DAB in this paper generates rectangular AC 
currents which have di/dt that create high voltage transients 
during switching. It is possible to implement the proposed 
modified DAB in a modular approach, similar to typical 
MMC topology, to exploit the aforementioned advantages it 
offers, and make it more appropriate for HVDC transmis-
sion. Fig.17 depicts the modular topology for the proposed 
modified DAB. 
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Fig. 17: MMC-based topology for the proposed modified DAB  
 
Since bridges 1 and 2 in the proposed DAB operate in cur-
rent source mode generating AC currents, the MMC bridges 
would have to be designed to shape their output AC current 
rather than the voltage. Therefore, the topology would have 
to exploit the duality circuit theory between current and 
voltage source converters. The dual current source MMC 
topology has been presented in [23], and is applied here to 
the proposed DC/DC converter in Fig.17. Sub-modules 
(SMs) are constructed of full-bridge cells with a DC induc-
tor as the main storage element and an AC capacitor for 
voltage sharing among series SMs [24]. The SM DC induc-
tors replace the bulky DC link inductors in the two-level 
topology. The SM capacitors should be AC to cater for typ-
ical bipolar voltages occurring during power reversal in 
current source converters. The SMs are connected in paral-
lel and SM inductor current balancing is maintained using 
appropriate switching algorithms similar to voltage balanc-
ing techniques in voltage source MMCs. The full-bridge 
cells are important to ensure bi-directional current flow 
capability in the cells to enable power reversal via DC link 
current change of polarity. To realize this, the IGBTs are in 
common emitter configuration to allow for unipolar current 
in the inductor storage element while current between SM 
terminals A/B being bipolar. The series diodes block nega-
tive SM capacitor voltages. 
 
CONCLUSION 
In this paper, a modification has been presented to the 
standard dual active bridge DC/DC converter topology to  
improve its efficiency and allow interoperability in hybrid 
LCC/VSC HVDC transmission grids. The hypothesis was 
based on adding AC capacitors at the H-bridge outputs to 
boost AC link voltages to reduce currents for the same level 
of power transferred. This modification had manifold bene-
fits including, the possibility of reactive power compensa-
tion in the AC link to further reduce currents, allowing uni-
ty power factor operation with ZCS, and changing the con-
verter H-bridges to operate in current source mode to ena-
ble interoperability of those H-bridges with LCC and VSC 
converter technologies. The latter feature will present a sig-
nificant advantage in future meshed DC grids where inter-
faces between LCC and VSC are high likely; an issue which 
is particularly challenging in power reversal. Detailed con-
verter design, component selection procedure and loss anal-
ysis has been presented which confirmed the initial hypoth-
esis, and time domain simulations together with an experi-
mental low scale prototype substantiated the various fea-
tures and operating modes of the proposed converter.  It has 
also been shown that the idea of the proposed converter is 
feasible for implementation using MMC-based approach 
which is the more practical topology for HVDC transmis-
sion. 
REFERENCES 
[1] D. Jovcic and K. Ahmed, High-Voltage Direct Current Transmission: 
Converters Systems and DC Grids. Hoboken, NJ, USA: Wiley, 2015. 
[2] G.P. Adam, K.H. Ahmed, S.J. Finney, K. Bell and B.W. Williams, ‘New 
Breed of Network Fault Tolerant Voltage Source Converter HVDC Trans-
mission System’, Power Systems, IEEE Transactions on, vol.28, pp. 335- 
346, 2013. 
[3] G. P. Adam, I. A. Gowaid, S. J. Finney, D. Holliday and B. W. Williams, 
"Review of dc–dc converters for multi-terminal HVDC transmission 
networks," in IET Power Electronics, vol. 9, no. 2, pp. 281-296, 2016. 
[4] N. Ahmed, A. Haider, D. Van Hertem, L. Zhang and H.P. Nee, “Prospects 
and challenges of future HVDC Supergrids with Modular Multilevel 
Converters”, Proceedings of the European Conference on Power Electron-
ics and Applications (EPE 2011), pp.1-10, 2011. 
[5] D. Jovcic, K. Linden, D. Van Hertem and J.P. Taisne, “Feasibility of DC 
Transmission Networks”, ISGT Europe, pp.1-8, 2011. 
[6] D. Jovcic, “Bidirectional High Power DC Transformer”, Power Delivery, 
IEEE Transactions on, vol.24, pp.2276-2283, 2009. 
[7] D. Jovcic and L. Zhang, “LCL DC/DC Converter for DC Grids”, Power 
Delivery, IEEE Transactions on, vol.28, pp.2071-2079, 2013. 
[8] R. W. De Doncker, D. M. Divan, and M. H. Kheraluwala, “A three phase 
soft-switched high power density dc/dc converter for high power applica-
tions,” Industry Applications, IEEE Transactions on, vol. 27, pp. 63-73, 
1991. 
[9] R. L. Steigerwald, R. W. De Doncker, and H. Kheraluwala, "A comparison 
of high-power DC-DC soft-switched converter topologies," Industry 
Applications, IEEE Transactions on, vol. 32, pp. 1139-1145, 1996. 
[10] G. Ortiz, J. Biela, D. Bortis, and J. W. Kolar, "1 Megawatt, 20 kHz, isolat-
ed, bidirectional 12kV to 1.2kV DC-DC converter for renewable energy 
applications," in Power Electronics Conference (IPEC), 2010 International, 
2010, pp. 3212-3219. 
[11] H. Akagi and R. Kitada, "Control and Design of a Modular Multilevel 
Cascade BTB System Using Bidirectional Isolated DC/DC Converters," 
Power Electronics, IEEE Transactions on, vol. 26, pp. 2457-2464, 2011. 
[12] N.M.L. Tan, T. Abe and H. Akagi, "Design and Performance of a Bidirec-
tional Isolated DC–DC Converter for a Battery Energy Storage System," 
Power Electronics, IEEE Transactions on, vol.27, pp.1237-1248, 2012. 
[13] H. Van Hoek, M. Neubert and R.W. De Doncker, "Enhanced Modulation 
Strategy for a Three-Phase Dual Active Bridge—Boosting Efficiency of an 
Electric Vehicle Converter," Power Electronics, IEEE Transactions on, 
vol.28, pp.5499-5507, 2013. 
[14] Gowaid, I.A., Adam, G.P., Williams, B.W., et al.: ‘The transition arm 
multilevel converter- A concept for medium and high voltage DC-DC 
transformers’. 2015 IEEE Int. Conf. on Industrial Technology (ICIT), 
2015, pp. 3099–3104 
[15] T. Luth, M. Merlin, T. Green, F. Hassan and C. Barker, “High frequency 
operation of DC/AC/DC system for HVDC applications”, Power Electron-
ics, IEEE Transactions on, vol.29, pp.4107-4115, 2014. 
[16] I.A. Gowaid, G.P. Adam, A.M. Massoud, S. Ahmed, D. Holliday and B.W. 
Williams, “Quasi Two-Level Operation of Modular Multilevel Converter 
for Use in a High-Power DC Transformer with DC Fault Isolation Capabil-
ity”, Power Electronics, IEEE Transactions on, vol. PP, pp.1, 2014. 
[17]  C.A. Rojas, S. Kouro, M.A. Perez and J. Echeverria, “DC–DC MMC for 
HVdc Grid Interface of Utility-Scale Photovoltaic Conversion Systems”, 
IEEE Trans on Industrial Electronics, vol. 65, pp.352-362, 2018. 
[18] P. Li, G. P. Adam, S. J. Finney, and D. Holliday, "Operation Analysis of 
Thyristor-Based Front-to-Front Active-Forced-Commutated Bridge DC 
Transformer in LCC and VSC Hybrid HVDC Networks," IEEE Journal of 
Emerging and Selected Topics in Power Electronics, vol. 5, no. 4, pp. 
1657-1669, 2017. 
[19] Z. Yang, M. Li, X. Lu, W. Xiang, W. Zuo, L. Yao, et al., "Interconnection 
of VSC-HVDC and LCC-HVDC using DC–DC autotransformer," The 
Journal of Engineering, vol. 2019, no. 18, pp. 5033-5037, 2019. 
[20] Y.A. Harrye, K.H. Ahmed, and A.A. Aboushady, “DC fault isolation study 
of bidirectional dual active bridge DC/DC converter for DC transmission 
grid application,” IECON 2015 - 41st Annual Conference of the IEEE 
Industrial Electronics Society, 2015, pp. 3193 – 3198. 
[21] D. Jovcic and B.T. Ooi, “Theoretical aspects of fault isolation on high-
power direct current lines using resonant direct current/direct current 
converters,” IET Generation, Transmission & Distribution, 2011, Volume: 
5, Issue: 2, pp. 153 – 160. 
[22] C.P. Steinmetz, ''On the Law of Hysteresis'', Proceedings of the IEEE, 
Volume 72, pp. 197-221, 1984. 
[23] A. Nami, J. Liang, F. Dijkhuizen, and G. D. Demetriades, "Modular 
Multilevel Converters for HVDC Applications: Review on Converter Cells 
and Functionalities," IEEE Trans. Power Electron., vol. 30, no. 1, pp. 18-
36, 2015. 
[24] R. Lizana, M. Perez, J. Rodriguez and B. Wu, “Modular Multilevel Con-
verter based on Current Source H-bridge cells implemented with low cost 
Reversing Conducting IGCT”, IEEE Energy Conversion Congress and 
Exposition (ECCE), 2013. 
 
Ahmed A. Aboushady (M’04, SM’17) received his BSc 
(Hons) and MSc degrees in Electrical and Control Engi-
neering from the Arab Academy for Science and Tech-
nology, Egypt in 2005 and 2008 respectively. Following 
this, he obtained his PhD degree in power electronics 
form the University of Strathclyde, UK in 2013. He is 
currently a Senior Lecturer in power electronic systems at 
Glasgow Caledonian University, UK. Dr Aboushady has 
several publications in refereed journals/conferences as well as a published 
textbook, a book chapter contribution and a PCT patent No. 
PCT/GB2017/051364. His research interests are DC/DC converters, high volt-
age DC transmission systems, grid integration of renewable energy and distrib-
uted generation systems. 
 
Khaled H. Ahmed (M’09, SM’12) received the B.Sc. 
(Hons.) and M.Sc. degrees from Alexandria University, 
Egypt in 2002 and 2004, respectively. He received the 
Ph.D. degree in power electronics applications from the 
University of Strathclyde, UK, 2008. He was appointed as 
a Professor at Alexandria University, Egypt since 2019. 
Currently, Dr Ahmed is a Reader in Power Electronics at 
the University of Strathclyde, UK. He is a senior member of the IEEE Power 
Electronics and Industrial Electronics societies. Dr Ahmed has published more 
than 100 technical papers in refereed journals and conferences as well as a 
published textbook entitled ‘High Voltage Direct Current Transmission: Con-
verters, Systems and DC Grids’, a book chapter contribution, and a PCT patent 
PCT/GB2017/051364. His research interests are renewable energy integration, 
high power converters, offshore wind energy, DC/DC converters, HVDC, and 
smart grids. 
 
Ibrahim Abdelsalam received a first class B.Sc. and 
M.Sc. degrees in Electrical Engineering from the Arab 
Academy for Science and Technology and Maritime 
Transport (AASTMT), Egypt, in 2006(Alexandria cam-
pus) and 2009(Cairo campus). He received the Ph.D. 
degree in power electronics from University of Strath-
clyde, Glasgow, UK, 2016. Currently he is a lecturer in 
Electrical Engineering Department at Arab Academy for 
Science, Technology and Maritime Transport. His re-
search interests are power electronic converters and their 
applications in wind energy conversion systems, and advanced control strate-
gies of the multilevel voltage and current source converters. 
 
